Omni Design
Omni Design is a developer of disruptive, ultra-low power semiconductor embedded circuits, including ultra-low power analog circuits.
- Open roles
- 56
Company signals
Score: 77Job facts
- Location
- Milpitas, California, United States of America
- Workplace
- Onsite
- Type
- Full-time
- Department
- Design and Architecture
- Posted
- Jul 01, 2026
Last verified live 5 days, 3 hours ago · checked directly on the company's Lever
More roles at Omni Design
- Technical Program Manager · Milpitas
- Senior Hardware Engineer · Milpitas
- EDA CAD Engineer - Mixed Signal IC Design · Hyderabad
- Principal / Lead Wireless Communications System Architect · Milpitas
- Chip Lead: Analog & Mixed-Signal Layout Engineer · Milpitas
- Chip Lead: Analog & Mixed-Signal Layout Engineer · Bangalore
Principal / Lead DSP & Systems Architect — Ultra High-Speed SerDes
at Omni Design
About the Company
Omni Design Technologies provides high-performance, ultra-low power IP solutions across advanced CMOS nodes, enabling differentiated SoC architectures for AI/ML accelerators, hyperscale datacenter interconnects, optical networks, and next-generation wireline platforms. We partner with market leaders globally and are scaling rapidly, and are seeking senior technical leadership to define the next generation of ultra high-speed SerDes IP at 448G and beyond.
Job Description
We are seeking a Principal / Lead DSP & Systems Architect to own the architectural direction of ultra high-speed SerDes platforms targeting 448G per lane and emerging post-448G standards, spanning both electrical (chip-to- chip, backplane, copper cable) and optical (IM-DD and coherent) interfaces. This individual will drive end-to-end link architecture, DSP algorithm design, and ADC/DAC-based transceiver partitioning, serving as the primary technical interface with strategic customers and standards bodies.
The ideal candidate combines deep expertise in high-speed link theory, advanced equalization and FEC, PAM/multi-level and coherent signaling, and hardware-aware DSP implementation, with a track record of delivering SerDes IP into silicon at the bleeding edge of the wireline and optical roadmap.